/https://covers.openlibrary.org/b/id/8612230-L.jpg)
RTL modeling with SystemVerilog for simulation and synthesis using SystemVerilog for ASIC and FPGA design
por
xxxi, 453 pages : 23 cm
- ● 87% match for you
- ● science & technology
the long version
xxxi, 453 pages : 23 cm
M
Margaret's verdict
"xxxi, 453 pages : 23 cm"
highlights
what readers held onto
No highlights yet. Be the first.
discussion
what readers said
No reviews yet. Finish it; tell us what you found.
/https://covers.openlibrary.org/b/id/12446181-L.jpg)
/https://covers.openlibrary.org/b/id/14553521-L.jpg)
/https://covers.openlibrary.org/b/id/10492586-L.jpg)
/https://covers.openlibrary.org/b/id/8169164-L.jpg)
/https://covers.openlibrary.org/b/id/8703583-L.jpg)
/https://covers.openlibrary.org/b/id/14946303-L.jpg)